Register-transfer-level hardware design and simulation
